

MATENVMED : $\Delta PA \Sigma H 3.2$ ΥΛΟΠΟΙΗΣΗ ΣΕ FPGAs ΚΑΙ ΠΟΛΥΠΥΡΗΝΑ Σ

Νικόλαος Μπέλλας, Χρήστος Αντωνόπουλος, Βασίλης Βασιλειάδης, Γεώργιος Ζήνδρος, Μανώλης Μαρούδας Πανεπιστήμιο Θεσσαλίας








Ευρωπαϊκή Ένωση Ευρωπαϊκό Κοινωνικό Ταμείο

έσια διαχειρισής Με τη συγχρηματοδότηση της Ελλάδας και της Ευρωπαϊκής Ένωσης

1. DELIVERABLE 3.2

2. Silicon OPENCL

- OpenCL can be used as a CAD tool to generate hardware accelerators • Select and study computationally demanding kernels of WP2 that can potentially be accelerated when mapped to a massively parallel • Fast hardware generation and architectural exploration using platform (GPUs, FPGAs).
- Design and implement appropriate tools or utilize third-party tools to Common representation : one OpenCL program, multiple target help with mapping these kernels to such platforms (compilers, CAD tools)
- Map the kernels to FPGAs and GPUs
- Performance analysis and comparison wrt. to CPU implementation
- SOpenCL
 - platforms (CPU, GPU, FPGA)



FPGA IMPLEMENTATIONS

- Good match for FPGA technology:
 - ⇒ MC algorithm massively parallel
 - ⇒ Independent multiple path traversal from multiple points
- Poor match for FPGA technology:
 - -Double precision (DP) Trigonometric, Log, Additions, Multiplications functions for each walk
 - -DP arithmetic takes up a lot of area and is slow

•Use SOpenCL and Xilinx Vivado HLS (High Level Synthesis) tools to automatically generate MC hardware accelerators


2. FPGA TECHNOLOGY

- •Field Programmable Gate Array (FPGA) is the best known example of Reconfigurable Logic
- •Hardware can be modified post chip fabrication
- •Tailor the Hardware to the application
- -Fixed logic processors (CPUs/GPUs) only modify their software (via programming)
- •FPGAs can offer superior performance, performance/power, or performance/cost compared to CPUs and GPUs.

• Advantages

- Hardware tailored to application: potential for (near) optimal performance for a given application
- Various forms of parallelisms can be exploited
- Disadvantages
- –Programmable mainly at the hardware level using Hardware Description Languages (BUT, this can change)
- -Lower clock frequency (< 300 MHz) compared to CPUs (~ 3GHz)


5. **MONTE CARLO RANDOM WALKS**



•Multiple accelerators with different performance vs. area characteristics can be generated very fast

•Best approach is when one accelerator traverses all walks from as many points as possible

• Target clock 250 MHz




Parameterizable Architecture in Number of Accelerators Minimal I/O required : only initial point coordinates.


and GPUs (~1.5 GHz)




3. OPENCL PROGRAMMING MODEL

- OpenCL (Open Computing Language) : A unified programming model aims at letting a programmer write a portable program once and deploy it on any heterogeneous system with CPUs and GPUs.
- Became an important industry standard after release due to substantial industry support






- Heavy-duty double precision arithmetic with non-constant number of iterations
- Compute-bound algorithm




6. MANYCORE IMPLEMENTATIONS

7. RESULTS

- GPU speed-up is 35X with respect to CPU
- FPGA speed-up is 1.7X with respect to CPU
- VC707 can fit 7 MC which accelerators operate in parallel
- arithmetic creates • DP FPGA large very circuits which are slow (~15000 clock cycles per walk).
- However, FPGAs less power consume GPU and than both





- One host and one or more Compute Devices (CD)
- Each CD consists of one or more Compute Units (CU)
- Each CU is further divided into one or more Processing Elements (PE)

OPENCL VECTOR ADD EXAMPLE

- OpenCL kernel describes the computation of a work-item (e.g. add two integer vectors)
- Each thread executes an instantiation of the OpenCL kernel code with different *idx*.

<pre>void add(int* a,</pre>	<pre>kernel void vadd(global int* a, global int* b, global int* c) { int idx= get_global_id(0); c[idx] = a[idx] + b[idx];</pre>
C code	} OpenCL kernel code

- Our plan is to use the same code base (e.g. OpenCL) to explore different architectures
- OpenCL used for multicore CPU, GPU, FPGA (SOpenCL)
- Fast exploration based on area, performance and power requirements

MULTICORE CPU and GPU IMPLEMENTATIONS

- Intel Core i7-4820K CPU clocked at 3.70GHz
 - \Rightarrow 8 threads. Each thread performs a random walk
- GeForce GTX 680 GPU (Kepler architecture)
 - ⇒ Almost 2 Teraflops peak performance, 288 Watts power dissipation
 - \rightarrow N*768 threads (N is the number of points in the grid)
- Use polyhedral analysis to partition original computation in smaller chunks for execution in heterogeneous systems

CPU (TDP: Thermal Design Power)	Power Efficiency (Watt/Performance) (Normalized to CPU)				
GPUs are more power	FPGA (Virtex-7, XC7VX485T)			10,4	
efficient, mainly due to	GPU (GeForce 680)				
their high performance	Multicore CPU	1,0			

8. CONCLUSIONS

• Massively parallel platforms such as GPUs and FPGA can offer higher performance and power efficiency than conventional multicore CPUs for Monte Carlo algorithms

0,0

- GPUs are higher performance but higher energy as well.
- CPU platforms can offload computationally expensive parts of the code to GPUs/FPGAs